aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEnbo Wang <wangenbo@huawei.com>2020-11-17 17:48:03 +0800
committerEnbo Wang <wangenbo@huawei.com>2020-11-17 22:40:18 +0800
commit5676b62ebb839b9dec32c4ebed6c34dbb31ce825 (patch)
tree1e9e18497e766f7b0919dddb7e159876a2c658d0
parent9643b0c11bdafd26ea0ac5127325aa8cb09f0c03 (diff)
Fix Data Type of External RAN NSSMF simulator
Issue-ID: INT-1707 Signed-off-by: Enbo Wang <wangenbo@huawei.com> Change-Id: Ib85af0db9364485fadc19f679517c2ebc6a42f08
-rw-r--r--test/mocks/ran-nssmf-simulator/RanNssmfSimulator/SliceDataType.py11
1 files changed, 8 insertions, 3 deletions
diff --git a/test/mocks/ran-nssmf-simulator/RanNssmfSimulator/SliceDataType.py b/test/mocks/ran-nssmf-simulator/RanNssmfSimulator/SliceDataType.py
index 10ee2c765..7309701e3 100644
--- a/test/mocks/ran-nssmf-simulator/RanNssmfSimulator/SliceDataType.py
+++ b/test/mocks/ran-nssmf-simulator/RanNssmfSimulator/SliceDataType.py
@@ -20,6 +20,7 @@ from schematics.models import Model
class PerfReqEmbb(Model):
+ """Reference 3GPP TS 28.541 V16.5.0, Section 6.4.1."""
expDataRateDL = IntType()
expDataRateUL = IntType()
areaTrafficCapDL = IntType()
@@ -34,12 +35,14 @@ class PerfReqUrllc(Model):
class PerfReq(Model):
- perfReqEmbb = ModelType(PerfReqEmbb)
- # perfReqUrllc = ModelType(PerfReqUrllc)
- perfReqUrllc = DictType(BaseType)
+ """Reference 3GPP TS 28.541 V16.5.0."""
+ perfReqEmbbList = ListType(ModelType(PerfReqEmbb))
+ # perfReqUrllcList = ListType(ModelType(PerfReqUrllc))
+ perfReqUrllcList = ListType(DictType(BaseType))
class SliceProfile(Model):
+ """Reference 3GPP TS 28.541 V16.5.0, Section 6.3.4."""
sliceProfileId = StringType(required=True)
sNSSAIList = ListType(StringType(required=True))
pLMNIdList = ListType(StringType(required=True))
@@ -52,8 +55,10 @@ class SliceProfile(Model):
class AllocateNssi(Model):
+ """Reference 3GPP TS 28.531 V16.6.0."""
attributeListIn = ModelType(SliceProfile)
class DeAllocateNssi(Model):
+ """Reference 3GPP TS 28.531 V16.6.0."""
nSSId = StringType(required=True)