aboutsummaryrefslogtreecommitdiffstats
path: root/tosca/vCPE/generate_csar.sh
diff options
context:
space:
mode:
authorHuang Haibin <haibin.huang@intel.com>2018-11-01 16:30:24 +0800
committerHuang Haibin <haibin.huang@intel.com>2018-11-01 16:30:24 +0800
commit8d9ae22976d022e2da392ecb48e4c0c38eaa6d9f (patch)
tree75efd75ee29f1d181c2d272073adeb63268f3dca /tosca/vCPE/generate_csar.sh
parentc1aae8bb8b148b18f1da33b59fdfb95f727619e1 (diff)
Fix sriov model error
Change-Id: I3c14ddb45dc6357e8043dfd4f7d8d6fdf602b8cf Issue-ID: INT-706 Signed-off-by: Huang Haibin <haibin.huang@intel.com>
Diffstat (limited to 'tosca/vCPE/generate_csar.sh')
0 files changed, 0 insertions, 0 deletions